


900V N-Channel MOSFET


General Description

This Power MOSFET is produced using advanced planar stripe DMOS technology. This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency switched mode power supplies, active power factor correction based on half bridge topology.

Features

7A, 900V, RDS(on)typ. = 1. 65Ω@VGS = 10 V Low gate charge (41.5nC) High ruggedness Fast switching Improved dv/dt capability





Symbol	Parameter			JFFM7N90C	Units
VDSS	Drain – Source Volta	ige		900	V
lo	Drain Current	Continuous (1	Γc = 25 °C)	7	А
		Continuous (Tc = 100 °C)		4*	А
Ідм	Drain Current - Pu	ilsed	(Note 1)	28	А
V _{GSS}	Gate – Source Voltage			±30	V
EAS	Single Pulsed Avalar	d Avalanche Energy (Note 2)		258	mJ
AR	Avalanche Current	(Note 1)		7	А
Ear	Repetitive Avalanch	e Energy	(Note 1)	20	mJ
dv/dt	Peak Diode Recover	y dv/dt	(Note 3)	5.0	V/ns
	Power Dissipation ($T_c = 25 \degree C$)			48	W
PD	-Derate above 25 °C			0.364	w/°C
Тј,Тѕтб	Operating and Storage Temperature Range			-55~150	°C
т.	Maximum lead temperature for soldering purposes			200	°C
Τι	1/8" frome case for 5 seconds			300	°C

Absolute Maximum Ratings Tc = 25 °C unless otherwise noted

*Drain current limited by maximum junction temperature.



Thermal characteristics

Symbol	Parameter	JFFM7N90C	Units
Rөлс	Thermal Resistance, Junction-to-Case	2.6	°C/W
Reus	Thermal Resistance, Case-to-Sink Typ.		°C/W
Reja	Thermal Resistance, Junction-to-Ambient	62.5	°C/W

Electrical Characteristics Tc = 25 °C unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Charact	eristics					
BV _{DSS}	Drain – Source Breakdown Voltage	V _{GS} = 0 V, I _D = 250 uA	900			V
⊿ BV _{DSS} /	Breakdown Voltage Temperature	I _D = 250 uA, Referenced to		0.65		v/ ℃
ل T ⊿	Coefficient	25 ℃				
I	Zana Cata Maltana Duain Company	V _{DS} = 900 V, V _{GS} = 0 V			1	uA
DSS	Zero Gate Voltage Drain Current	V _{DS} = 720 V, Tj = 125 °C			10	uA
GSSF	Gate-Body Leakage Current, Forward	V _{GS} = 30 V, V _{GS} = 0 V			100	nA
GSSR	Gate-Body Leakage Current, Reverse	V _{GS} = -30 V, V _{GS} = 0 V			-100	nA
On Charact	eristics					
V _{GS(th)}	Gate Threshold Voltage	V _{DS} = V _{GS} , I _D = 250 uA	3.0		5.0	V
RDS(on)	Static Drain-Source on-Resistance	V _{GS} = 10 V, I _D = 3.5A		1.65	2.15	Ω
g FS	Forward Transconductance	V _{DS} = 20 V, I _D = 3.5 A (Note 4)		8.2		S
Dynamic Ch	naracteristics					
Ciss	Input Capacitance			1540		рF
Coss	Output Capacitance	$V_{DS} = 25 V, V_{GS} = 0 V, f =$		108		pF
Crss	Reverse Transfer Capacitance	— 1.0 MHz		8.19		pF
Switching C	haracteristics	•		•	•	
td(on)	Turn-On Delay Time			19		ns
tr	Turn-On Rise Time	n Rise Time V _{DS} = 520 V, I _D = 7.0 A , R _G =		15		ns
td(off)	Turn-Off Delay Time	25Ω , V _{GS} = 10 V (Note 4,5)		80		ns
tr	Turn-Off Fall Time			22		ns
Qg	Total Gate Charge			41.5		nC
Qgs	Gate-Source Charge	$V_{DS} = 630 \text{ V}, \text{ ID} = 7.0 \text{ A V}_{GS} = 10 \text{ V} \text{ (Note of C)}$		8.15		nC
Q_{gd}	Gate-Drain Charge	— 10 V(Note 4,5)		14.95		nC
Drain – Sou	rce Diode Characteristics and Maximum Ra	tings				
ls	Maximum Continuous Drain-Source Diode Forward Current				7	А
sм	Maximum Pulsed Drain-Source Diode Forward Current				28	А
Vsd	Drain-Source Diode Forward Voltage V _{GS} = 0 V, I _S = 7.0 A			0.87	1.5	V
trr	Reverse Recovery Time V _{GS} = 0 V, Is = 7.0 A			330		ns
Qrr	Reverse Recovery Charge	dlF/dt = 100 A/us (Note 4)		2.5		uC

Notes:

- 1. Repetitive Rating : Pulsed width limited by maximum junction temperature
- 2. L = 10mH , I_{AS} = 7A, V_{DD} = 50V, R_G = 25\Omega, Starting T_J = 25 $^\circ\!\mathrm{C}$
- 3. $I_{SD} \leq 7.0A$, di/dt $\leq 200A/us$, $V_{DD} \leq BV_{DSS}$, Starting $T_J = 25^{\circ}C$ 4.Pulsed Test : Pulsed width $\leq 300us$, Duty cycle $\leq 2\%$
- 5. Essentially independent of operating temperature



Typical Characteristics




Figure 1. Typical Output Characteristics, Tc=25 $^\circ\!\!\mathbb{C}$





Figure 2. On-Resistance Vs.Drain Current and Gate Voltage








Figure 5. Power Dissipation Vs.Temperature






Figure 6. Drain Current Vs.Temperature












Test Circuit & Waveform








Resistive Switching Test Circuit & Waveforms



Unclamped Inductive Switching Test Circuit & Waveforms




Test Circuit & Waveform



Peak Diode Recovery dv/dt Test Circuit & Waveforms







Disclaimers

JIAEN Semiconductor Co., Ltd reserves the right to make changes without notice in order to improve reliability, function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information is current and complete. All products are sold subject to JIAEN's terms and conditions supplied at the time of order acknowledgement.

JIAEN Semiconductor Co., Ltd warrants performance of its hardware products to the specifications at the time of sale, Testing, reliability and quality control are used to the extent JIAEN deems necessary to support this warrantee. Except where agreed upon by contractual agreement, testing of all parameters of each product is not necessarily performed.

JIAEN Semiconductor Co., Ltd does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using JIAEN's components. To minimize risk, customers must provide adequate design and operating safeguards.

JIAEN Semiconductor Co., Ltd does not warrant or convey any license either expressed or implied under its parent rights, nor the rights of others. Reproduction of information in JIAEN's datasheets or data books sis permissible only if reproduction is without modification or alteration. Reproduction of this information with any alteration is an unfair and deceptive business practice. JIAEN Semiconductor Co., Ltd is not responsible or liable for such altered documentation.

Resale of JIAEN's products with statements different from or beyond the parameters stated by JIAEN Semiconductor Co., Ltd for that product or service voids all express or implied warrantees for the associated JIAEN's product or service and is unfair and deceptive business practice. JIAEN Semiconductor Co., Ltd is not responsible or liable for any such statements.